Field effect transistor ͑FET͒-like structures with a trench as "gate" were fabricated on GaAs substrates. The bottom of the trench as well as the "source" and "drain" regions were metallized. Bundles of nanotubes were then suspended over the trench. At a certain threshold, these trenched FET-like structures display an S-shaped negative resistance, which breaks into parallel branches when the voltage is increased in equal steps. Several such steps were observed at room temperature and under normal pressure. The steps were reversibly enabled and disabled via changes in the applied voltage. A maximum stable gain with a quasilinear behavior was observed between 0.5 and 3.25 GHz.
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Carbon nanotube ͑CNT͒ transistors are extensively studied since it is believed that they will replace the existing Si transistors in numerous applications due to their superior performances. For instance, the carrier transport in CNTs is ballistic at room temperature, the mean free path being around 0.7 m, and the carrier mobility is higher than 10 000 cm 2 V -1 s -1 . The CNT field-effect transistors ͑FETs͒ display, up to now, a maximum cutoff frequency greater than 30 GHz while fabricated on many substrates ranging from doped Si to flexible plastics. 1 The configuration where CNTs are suspended over a trench between two electrodes, denoted drain ͑D͒ and source ͑S͒, with another electrode-the gate ͑G͒-located at the bottom of the trench, was studied in the following contexts: this architecture occurring in FET-like structures or in double-clamped CNTs, electrostatically actuated by the gate electrode. In this way, CNT nanoelectronics, as well as nanoelectromechanical systems ͑NEMS͒ consisting of doubleclamped nanotubes, benefit from the external control of a buried gate that monitors the electron transport or the mechanical movement of the device. The net advantage of a suspended CNT is the absence of Van der Waals forces between the nanotube and the substrate, and the tunability of the devices based on them.
Double-clamped CNT NEMS resonators measure very small forces in a FET-like configuration acting as a highfrequency mixer, 2 the mechanical resonant frequency of such structures being tuned by the gate voltage, which changes the state of the double-clamped CNT from a regime without strain to a vibrating string. 3 Addressable nanoelectronic devices employing CNTs suspended over trenches were also demonstrated. 4 In addition, the electrical transport of a single CNT suspended over a trench was found to display an N-shape negative differential resistance ͑NDR͒ with low onoff ratio at low applied voltages. 5 Trenched configurations were also used in the conversion of ambipolar to unipolar transport in CNT transistors, with the purpose of achieving high-performance devices compatible with CMOS logic gates. 6 Very recently, a NEMS switch using the trench configuration was reported. 7 Tunable NDR was predicted for a single semiconducting CNT suspended over the trench, 8 the tunability being achieved through changes in both gate and drain voltages. Because of the lack of screening in CNTs, the potential profile controls the carrier transport in suspended CNTs.
The aim of the present paper is to experimentally demonstrate a tunable NDR device that can act either as an oscillator with a single NDR region or as a switch with multiple states, acting as a multivalued logic key element controlled by the applied drain and gate voltages. The device configuration is schematically displayed in Fig. 1 We have chosen GaAs as the substrate since it is the mainstream substrate in microwave integrated circuits. The fabrication process was based on an existing set of photolithography masks dedicated for the fabrication of dc and rf transistors, which includes the "mesa/M," the "source/Sdrain/D" and the "1 m gate/G" masks. Thus, specific processes were established in order to attain the FET-like trenched structure. The first step was to fabricate the mesas with wet etching. In the second step, the trench region was defined with the G mask. The trench was fabricated by a rather isotropic chlorine-based reactive ion etching process, which yielded a 1.5 m deep trench with an undercut in the GaAs. Finally, the trench was metallized with Ti/ Pt and metal lift-off. Blanket Au evaporation and the M mask together with wet etching of Au with a iodine-based mixture were used to define the D and S electrodes, self-aligned to the trench, as shown in Fig. 1͑b͒ . The undercutting in the trench is critical to avoid shorting the top with the bottom electrodes. Then, the trench was covered again with photoresist in order to prevent some CNTs to "fall" in the trench. The CNTs solution in THF was sonicated for 1 h and subsequently deposited by dropping 400 L on the spinning wafer. The wafers were spin at 1000 rpm and were left 5 min for the THF to completely evaporate. Finally, the "S-D" mask followed by Au evaporation was used to "anchor" the ends of the CNTs on the top electrodes, thus also improving their electrical contact to the electrodes. A SEM was employed to map the devices on the sample, assisting the ensuing electrical characterization.
The FET-like devices fabricated as described above and illustrated in Fig. 2 , were initially tested in dc to determine their I D -V D characteristics, where I D denotes the drain current and V D the drain-source voltage. For this purpose, we employed a Tektronix curve tracer coupled via coaxial cables to the probe station where the GaAs wafer containing the trenched CNTs was positioned. The I D -V D curve displayed in Fig. 3 shows that at low drain-source voltages V D and for low gate voltages V G the device behaves like a diode controlled by the gate voltage. Since electrical measurements ͑not shown͒ indicated that CNT conduction in this device is ambipolar, the diodelike characteristic is a consequence of the electrical doping with opposite charges of the CNT ends due to the bias applied to the source and drain electrodes. The jumps in the I D -V D characteristics are most probably due to charge accumulation followed by potential lowering at the potential step discontinuities between different CNTs in the bundle. A similar mechanism has been evidenced in Ref. 9 . After overcoming the potential barrier at the electrode-CNT interface, which is responsible for the initial lowcurrent region, the electrons in the CNT that is in direct contact with the electrode must overcome a potential barrier in order to penetrate in an adjacent CNT in the bundle ͑the potential barrier between adjacent CNTs is about 50 meV in height and 2 Å in width 10 ͒. Charge accumulation at this potential barrier and the subsequent potential lowering, i.e. the jump in the I D -V D curve, signifies that electron transport occurs through another conduction channel/CNT each time such a jump is observed.
The traversal time of electrons across the potential barrier between adjacent CNTs was estimated at 10 fs for a barrier width of 4 Å and 1 fs if the barrier width is 2 Å. Since determines the switching time between two consecutive branches of the NDR characteristic, our device is an ultrafast electric switch. This traversal time was calculated as = ͐dx / v g , where the group velocity of electrons in the x direction ͑across the barrier͒ is defined as v g = J / ͉⌿͑x͉͒ 2 , with ⌿ the electron wavefunction in the barrier region and J the probability current. The electron wavefunction was taken as a sum of forward-propogation and backward-propagating plane waves, with an evanescent behavior in the barrier region between the CNTs. We have also performed microwave measurements of our device using a vector network analyzer and a probe station. The maximum stable gain MSG= ͉S 21 ͉ / ͉S 12 ͉ of a CNT-FET structure is shown in Fig. 5 for V D = 1.6 V, V G = 8 V and I D = 2.25 mA. The measurements were performed in air and at room temperature. Microwave "on wafer" measurements were carried out using an Anritsu 37397D Network Analyzer in the 0.04-4 GHz range, a SOLT calibration procedure, and the picoprobe calibration substrate. The response includes the parasitics of the test structure. The results demonstrate the active behavior of the CNT-FET structure below 3.25 GHz. The fact that S 21 differs from S 12 reveals the unilateral behavior of the device. The MSG is quasi-linear between 0.5 and 3.25 GHz, due to the quasiballistic transport of electrical charges. In this transport regime the elements of the equivalent circuit of the trenched CNT do not depend on frequency and therefore the MSG is quasilinear in a wide frequency band. Similar results were reported in Ref.
11, but at a much lower frequency ͑below 80 MHz͒. So, although no matching networks were added to our device, it shows amplification capabilities. This device needs matching networks and a minimization in parasitic capacitances in order to amplify in microwaves.
In conclusion, we have demonstrated that a bundle of CNTs suspended over a micron-sized trench micromachined in GaAs shows multiple-negative resistance behavior and a maximum stable gain up to 3 GHz. This is a very promising device for multivalued logic devices, high-frequency oscillators, and microwave amplifiers, since all these functions can be implemented on the same device depending on the applied biases and excitation signals.
